Abstract: This paper presents a newly energy-efficient switching scheme for successive approximation register (SAR) analog-to-digital converters (ADC). The novel switching method achieves zero power consumption in the first three conversion cycles. The combination of low-power monotonic and charge averaging switching method is utilized for the remaining cycles. Compared to the conventional solution, the proposed switching technique reduces the average switching energy and number of capacitors by 99.18% and 75% respectively. Additionally, the common mode voltage at the comparator input is in a limited variation (less than 1/8Vref ).
Introduction
SAR ADCs are widely used in low power areas such as sensor networks and biomedical devices due to its suitability for nanometer CMOS processes. In SAR ADC designs, DAC switching is one of the major consuming source. Recently, many studies [1, 2, 3, 4, 5, 6, 7, 8, 9, 10] have been conducted to reduce the power of the DAC switching to get better energy efficiency. Compared to the conventional switching sequence, the charge averaging switching (CAS) [2] technique achieves 74.76% savings in switching energy. The Merged-capacitor switching [4] or Vcmbased [5] switching procedure has an energy reduction of 87.51% whereas the trilevel [7] and the hybrid capacitor [10] schemes achieve remarkable 96.89% and 97.66% reductions, respectively. In this letter, the proposed switching scheme consumes no switching energy in the first three comparison cycles. Moreover, a combination of charge averaging [2] and monotonic [3] switching method is adopted for the subsequent cycles. As a result, the average switching energy of the proposed switching scheme is reduced by 99.18% compared with the conventional architecture. 2 Proposed hybrid split capacitor switching scheme Fig. 1 depicts the capacitor array structure and the switching procedure for a 4-bit SAR ADC as an example. In Fig. 1 , the MSB capacitor 2C in red rectangular is split into 1C and 1C in parallel. Thus, the DAC array is composed of two identical sub-DAC arrays (MSB sub-array and LSB sub-array). During sampling, the differential input signals are sampled onto the top plates of the DAC, while the MSB sub-array and LSB sub-array are connected to Vref (high reference voltage) and Gnd (low reference voltage) respectively. Then, the comparator makes first decision. If Vip > Vin, the MSB sub-array capacitors on the higher voltage side are changed from Vref to Vcm (half of the reference voltage), and the LSB sub-array capacitors on the other side are switched from Gnd to Vcm. When Vip < Vin, the switching is similar to the Vip > Vin case. In this step, the energy consumption is À1=2CV 2 ref which means no additional energy is consumed from reference voltage. For the third bit, the capacitor array with Vref, Vref, Vcm, Vcm is changed to Vref, Vref, Vref, Vref or Vcm, Vcm, Vcm, Vcm according to the second comparison result. The energy consumption is also zero in this bit cycle.
In [7, 10] , the ADC continues with the normal monotonic switching procedure for the subsequent comparisons. To further reduce the power, the combined monotonic and charge sharing switching method is utilized. In this switching procedure, as soon as the potential of the same voltages side (Vref, Vref, Vref, Vref or Vcm, Vcm, Vcm, Vcm) is higher, the positive side and negative side caps are merged by charge sharing. In other cases, the ADC performs with monotonic switching. Fig. 2 shows the waveforms at the voltage comparator inputs and common mode voltage for the first 5 phases. It can be noted that the maximum input common mode variation is Vref/8, a value remarkably lower with respect to [3, 8] . 
Switching energy
The behavioral simulation of a 10-bit SAR ADC was performed in MATLAB to compare the proposed method with other recently published methods. Table I provides a comparison with the state of the art about the average energy and capacitor array area. without considering the negative energy consumption which achieves 99.18% average energy reduction compared to the conventional solution. However, the negative energy is not non-physical which means that DAC gives energy back to the reference voltage sources [8] . If the negative energy is included, the average 
Linearity
The mismatch of capacitive DAC array is a main error source which deteriorates ADC linearity. Due to process variation, the practical capacitance of each unit capacitor deviates from the nominal value. Suppose the unit capacitor is modeled with a nominal value of and a standard deviation of 1%. The simulation results of 500 Monte Carlo runs of the proposed 10-bit SAR ADC switching scheme is shown in Fig. 4 , where the root mean-square (rms) of INL and DNL are depicted versus the output digital code. The worst DNL and worst INL both occurs at the VFS/4 and 3 VFS/4, where VFS means the full scale signal. This proposed method has more linear transfer function in the mid-scale, which is suitable for small signal applications.
Conclusion
The novel low-power and area-efficient capacitor switching scheme for SAR ADCs is analyzed in this letter. Through combining low power switching and this new switching techniques, the proposed switching scheme exhibits better energy and area efficiency. The switching energy is 99.18% lower, and area is 75% smaller than the conventional switching technique. In addition, the static performance is also simulated and analyzed in Matlab which shows good linearity in the middle scales. 
